View STLVDS32B_6407845.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

1/13 september 2003 n meets or exceeds the requirements of ansi tia/eia-644 standard n operates with a single 3.3v supply n designed for signaling rate up to 400mbps n differential input thresholds 100mv max n typical propagation delay time of 2.5ns n power dissipation 60mw typical per receiver at 200mhz n low volatge ttl (lvttl) logic output levels n pin compatible with the am26ls32, sn65lvd32 n open circuit fail safe n esd protection: 7kv receiver pins 3kv all pins vs gnd description the stlvds32 is a differential line receiver that implements the electrical characteristics of low voltage differential signaling (lvds). this signaling technique lowers the output voltage levels of 5v differential standard levels (such as tia/eia-422b) to reduce the power, increase the switching speeds and allow operations with a 3.3v supply rail. this differential receiver provides a valid logical output state with a 3.3v supply rail. it also provides a valid logical output state with a 100mv differential input voltage within the input common mode voltage range. the input common mode voltage allows 1v of ground potential difference between two lvds nodes. the intended application of this device and signalling technique is both point-to-point and multidrop data transmission over controlled impedance media approximately 100 w .the transmission media may be printed circuit board traces, backplanes or cables. the ultimate rate and distance of data transfer depend upon the attenuation characteristics of the media and noise coupling to the environment. the stlvds32 version is characterized for operation from -40c to 85c. ordering codes typ e temperature range package comments STLVDS32Bd -40 to 85 c so-16 (tube) 50parts per tube / 20tube per box STLVDS32Bdr -40 to 85 c so-16 (tape & reel) 2500 parts per reel STLVDS32Btr -40 to 85 c tssop16 (tape & reel) 2500 parts per reel stlvds32 high speed differential line receivers sop tssop
stlvds32 2/13 pin configuration pin description logic diagram and logic symbol pln n symbol name and function 2, 6, 10, 14 1a to 4a receiver inputs 1, 7, 9, 15 1b to 4b negated receiver inputs 3, 5, 11, 13 1y to 4y receiver outputs 4 g enable 12 g enable 8 gnd ground 16 v cc supply voltage
stlvds32 3/13 truth table l = low level, h = high level, x = dont care, z = high impedance,? = indeterminate absolute maximum ratings absolute maximum ratings are those values beyond which damage to the device may occur. functional operation under these condition is not implied. note 1: all voltages except differential i/o bus voltage, are with respect to the network ground terminal. recommended operating conditions differential inputs enables output a, b g g y v id 3 100mv hx h xl h -100mv < v id < 100mv hx ? xl ? v id -100mv hx l xl l xlhz open hx h xl h symbol parameter value unit v cc supply voltage (note 1) -0.5 to 4.6 v v i input voltage -0.5 to (v cc + 0.5) v v i input voltage (a or b inputs) -0.5 to 4.6 v esd human body model pins receivers 7 kv all pins vs gnd 3 t stg storage temperature range -65 to +150 c symbol parameter min. typ. max. unit v cc supply voltage 3.0 3.3 3.6 v v ih high level input voltage (enable) 2.0 v v il low level input voltage (enable) 0.8 v |v id | magnitude of differential input voltage 0.1 0.6 v v ic common mode input voltage 0.5|v id | 2.4-0.5|v id |v v cc - 0.8 t a operating temperature range -40 85 c
stlvds32 4/13 electrical characteristics (over recommended operating conditions unless otherwise noted. all typical values are at t a = 25c, and v cc =3.3v) symbol parameter test conditions min. typ. max. unit v ith+ positive going differential input voltage threshold 100 mv v ith- negative going differential input voltage threshold -100 mv v oh high level output voltage i oh = -8ma 2.4 v i oh =-4ma 2.8 v ol low level output voltage i oh = 8ma 0.4 v i cc supply current enabled, no load 10 18 ma disabled 0.25 0.5 ma i i input current (a or b inputs) v i = 0v -2 -10 -20 m a v i = 2.4v -1.2 -3 i i(off) power off input current (a or b inputs) v cc =0 v i = 3.6v 10 20 m a i ih high level input current (en, g, g or inputs) v ih =2v 10 m a i il low level input current (en, g, g or inputs) v il = 0.8v 10 m a i oz high impedance output current v o = 0 or v cc 10 m a
stlvds32 5/13 switching characteristics (unless otherwise noted. typical values are referred to t a =25c and v cc =3.3v) note 1: t sk(o) is the maximum delay time difference between the propagation delay of one channel and that of the others on the same chip with any event on the inputs. note 2: t sk(p) is the magnitude difference in differential propagation delay time between the positive going edge and the negative going edge of the same channel. note 3: t sk(pp) is the differential channel-to-channel skew of any event between devices. this specification applies to devices at the same v cc , and within 5c of each other within the operating temperature range. symbol parameter test conditions min. typ. max. unit t plh propagation delay time, low to high output c l = 10pf fig. 1 1.5 2.5 3.3 ns t phl propagation delay time, high to low output 1.5 2.5 3.3 ns t r differential output signal rise time 0.4 ns t f differential output signal fall time 0.4 ns t sk(o) channel to channel output skew (note1) 0.1 0.3 ns t sk(p) pulse skew (|t phl -t plh |) (note2) 0.2 0.4 ns t sk(pp) part to part skew (note3) 1 ns t pzh propagation delay time, high impedance to high level output fig. 2 3 12 ns t pzl propagation delay time, high impedance to low level output 512ns t phz propagation delay time, high level to high impedance output 512ns t plz propagation delay time, low level to high impedance output 512ns
stlvds32 6/13 figure 1 : timing test circuit, timing and waveforms note a: all input pulse are supplied by a generator having the following characteristics: t r or t f 1ns, pulse repetition rate (prr) = 50mpps, pulse width = 10 0.2ns. note b: c l includes instrumentation and fixture capacitance within 6mm of the d.u.t.
stlvds32 7/13 figure 2 : enable and disable time test circuit and waveform note a: all input pulse are supplied by a generator having the following characteristics: t r or t f 1ns, pulse repetition rate (prr) = 50mpps, pulse width = 500 10ns. note b: c l includes instrumentation and fixture capacitance within 6mm of the d.u.t.
stlvds32 8/13 typical performance characteristics (unless otherwise specified t j =25c) figure 3 : output current vs output voltage figure 4 : output current vs output voltage
stlvds32 9/13 dim. mm. inch min. typ max. min. typ. max. a 1.75 0.068 a1 0.1 0.2 0.004 0.008 a2 1.65 0.064 b 0.35 0.46 0.013 0.018 b1 0.19 0.25 0.007 0.010 c 0.5 0.019 c1 45? (typ.) d 9.8 10 0.385 0.393 e 5.8 6.2 0.228 0.244 e 1.27 0.050 e3 8.89 0.350 f 3.8 4.0 0.149 0.157 g 4.6 5.3 0.181 0.208 l 0.5 1.27 0.019 0.050 m 0.62 0.024 s8 ? (max.) so-16 mechanical data po13h
stlvds32 10/13 dim. mm. inch min. typ max. min. typ. max. a 1.2 0.047 a1 0.05 0.15 0.002 0.004 0.006 a2 0.8 1 1.05 0.031 0.039 0.041 b 0.19 0.30 0.007 0.012 c 0.09 0.20 0.004 0.0079 d 4.9 5 5.1 0.193 0.197 0.201 e 6.2 6.4 6.6 0.244 0.252 0.260 e1 4.3 4.4 4.48 0.169 0.173 0.176 e 0.65 bsc 0.0256 bsc k0? 8?0? 8? l 0.45 0.60 0.75 0.018 0.024 0.030 tssop16 mechanical data c e b a2 a e1 d 1 pin 1 identification a1 l k e 0080338d
stlvds32 11/13 dim. mm. inch min. typ max. min. typ. max. a 330 12.992 c 12.8 13.2 0.504 0.519 d 20.2 0.795 n 60 2.362 t 22.4 0.882 ao 6.45 6.65 0.254 0.262 bo 10.3 10.5 0.406 0.414 ko 2.1 2.3 0.082 0.090 po 3.9 4.1 0.153 0.161 p 7.9 8.1 0.311 0.319 tape & reel so-16 mechanical data
stlvds32 12/13 dim. mm. inch min. typ max. min. typ. max. a 330 12.992 c 12.8 13.2 0.504 0.519 d 20.2 0.795 n 60 2.362 t 22.4 0.882 ao 6.7 6.9 0.264 0.272 bo 5.3 5.5 0.209 0.217 ko 1.6 1.8 0.063 0.071 po 3.9 4.1 0.153 0.161 p 7.9 8.1 0.311 0.319 tape & reel tssop16 mechanical data
stlvds32 13/13 information furnished is believed to be accurate and reliable. however, stmicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result f rom its use. no license is granted by implication or otherwise under any patent or patent rights of stmicroelectronics. specificati ons mentioned in this publication are subject to change without notice. this publication supersedes and replaces all information previously supplied. stmicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of stmicroelectronics. the st logo is a registered trademark of stmicroelectronics all other names are the property of their respective owners ? 2003 stmicroelectronics - all rights reserved stmicroelectronics group of companies australia - belgium - brazil - canada - china - czech republic - finland - france - germany - hong kong - india - israel - ital y - japan - malaysia - malta - morocco - singapore - spain - sweden - switzerland - united kingdom - united states. http://www.st.com

▲Up To Search▲

Price & Availability of STLVDS32B

	To Download STLVDS32B Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .